EHB 205E
From The Emerging Circuits and Computation Group at ITU
(Difference between revisions)
(Created page with "{{DISPLAYTITLE: BLG 231E: Digital Circuits}} == Announcements == * <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Sept. 8th</span> The class is given in ...") |
Revision as of 22:02, 17 September 2018
Contents |
Announcements
- Sept. 8th The class is given in the room 5203 (second floor), EEF.
Syllabus
EHB 205E: Introduction to Logic Design, CRN: 12228, Tuesdays 13:30-16:30, Room: 5203 (EEF), Fall 2018.
Instructor
|
|
Teaching Assistant
|
Ensar Vahapoğlu
|
Grading
|
|
Textbook
|
|
Reference Books
|
|
Policies
|
|
Weekly Course Plan
Date
|
Topic
|
Week 1, 18/9/2018 | Introduction |
Week 2, 25/9/2018 | Digital logic fundamentals: gates, combinational circuits, Boolean expressions |
Week 3, 2/10/2018 | Digital logic fundamentals: truth tables, two-level forms (AND/OR/NAND/NOR), "don't cares" |
Weeks 4, 9/10/2018 | Logic minimization: Karnaugh maps, Quine-McCluskey method |
Weeks 5, 16/10/2018 | Quine-McCluskey method, binary decision diagrams, hazards |
Week 6, 23/10/2018 | Combinational circuit design: building blocks (adders, multiplexers, decoders, etc.) |
Weeks 7, 30/10/2018 | MIDTERM I |
Week 8, 6/11/2018 | HOLIDAY, no class |
Week 9, 13/11/2018 | Combinational circuit design: implementing Boolean and arithmetic operations |
Weeks 10, 20/11/2018 | Area-Delay Performance analysis of combinational circuits |
Week 11, 27/11/2018 | Sequential circuits: latches & flip-flops |
Week 12, 4/12/2018 | MIDTERM II |
Weeks 13, 11/12/2018 | Sequential circuit design: state graphs and tables, modules |
Weeks 14, 18/12/2018 | Sequential circuit design: modules, state machines |
Weeks 15, 25/12/2018 | Sequential circuit design: modules, state machines |
Course Materials
Homeworks & Solutions | Quizzes & Solutions | Sample Problems & Solutions | Exams |
---|---|---|---|