EHB 322E

From The Emerging Circuits and Computation Group at ITU
(Difference between revisions)
Jump to: navigation, search
(Announcements)
(Syllabus)
Line 6: Line 6:
  
 
== Syllabus ==
 
== Syllabus ==
<div style="font-size: 120%;"> '''EHB 322E: Digital Electronic Circuits''', CRN: 23065, Mondays 12:30-15:30, Room: 5302 EEF, Spring 2022. </div>  
+
<div style="font-size: 120%;"> '''EHB 322E: Digital Electronic Circuits''', CRN: 12020, Fridays 9:30-12:30, Room: 5302 EEF, Fall 2022. </div>  
 
{| border="1" cellspacing="0" cellpadding="5" " width="80%"
 
{| border="1" cellspacing="0" cellpadding="5" " width="80%"
 
    
 
    
Line 29: Line 29:
  
 
* Quizzes: '''10%'''
 
* Quizzes: '''10%'''
** 2 quizzes (5% each) - no prior announcement of quiz dates and times.
+
** 3 quizzes (10% each) - no prior announcement of quiz dates and times.
  
 
* Homeworks: '''10%'''
 
* Homeworks: '''10%'''
 
** 2 homeworks (5% each)
 
** 2 homeworks (5% each)
  
* Midterm Exams: '''40%'''
+
* Midterm Exam: '''20%'''
** 2 midterms (20% each) during the lecture time that will on '''4/4/2022''' and '''9/5/2022'''.
+
** 1 midterm during the lecture time that will on '''4/4/2022'''.
  
 
* Final Exam: '''40%'''
 
* Final Exam: '''40%'''
Line 52: Line 52:
 
* Homeworks are due at the beginning of class. Late homeworks will be downgraded by '''20%''' for each day passed the due date.
 
* Homeworks are due at the beginning of class. Late homeworks will be downgraded by '''20%''' for each day passed the due date.
 
* Exams are in '''closed-notes''' and '''closed-books''' format.
 
* Exams are in '''closed-notes''' and '''closed-books''' format.
* To be eligible of taking the final or the resit exam, you should take both midterms and your midterm average should be at least '''25''' (out of 100).
+
* To be eligible of taking the final or the resit exam, your midterm and quiz average should be at least '''25''' (out of 100).
 
|}
 
|}
  

Revision as of 11:18, 19 September 2022

Contents

Announcements

  • Sept. 19th The class is performed physically (not virtually) in the room 5302 (third floor), EEF.
  • Sept. 19th As a simulation tool, Spice is required for homeworks. Among different Spice-based programs, LTspice is a good and free choice; you can download it by clicking here.

Syllabus

EHB 322E: Digital Electronic Circuits, CRN: 12020, Fridays 9:30-12:30, Room: 5302 EEF, Fall 2022.
Instructor

Mustafa Altun

  • Email: altunmus@itu.edu.tr
  • Tel: 02122856635
  • Office hours: 15:00 – 16:00 on Wednesdays in Room:3005, EEF (or stop by my office any time) or online talk
Teaching Assistant

Didem Erol

  • Email: erold@itu.edu.tr
Grading
  • Quizzes: 10%
    • 3 quizzes (10% each) - no prior announcement of quiz dates and times.
  • Homeworks: 10%
    • 2 homeworks (5% each)
  • Midterm Exam: 20%
    • 1 midterm during the lecture time that will on 4/4/2022.
  • Final Exam: 40%
Reference Books
  • Weste, N., & Harris, D. (20XX). Integrated Circuit Design: International Version: A Circuits and Systems Perspective. Pearson Education,.
  • Rabaey, J. M., Chandrakasan, A. P., & Nikolic, B. (20XX). Digital integrated circuits. Englewood Cliffs: Prentice hall.
  • Uyemura, J. P. (20XX). CMOS logic circuit design. Springer.
  • Kang, S. M., & Leblebici, Y. (20XX). Cmos Digital Integrated Circuits. McGraw-Hill Education.
Policies
  • Homeworks are due at the beginning of class. Late homeworks will be downgraded by 20% for each day passed the due date.
  • Exams are in closed-notes and closed-books format.
  • To be eligible of taking the final or the resit exam, your midterm and quiz average should be at least 25 (out of 100).

Weekly Course Plan

Date
Topic
Week 1, 21/2/2022 Introduction
Week 2, 28/2/2022 Switching theory & devices for digital circuits and inverters
Weeks 3, 7/3/2022 NMOS/CMOS inverters & their static and dynamic behaviors
Weeks 4, 14/3/2022 NMOS/CMOS inverters & their static and dynamic behaviors
Week 5, 21/3/2022 Optimization of multiple-stage inverters and buffers
Weeks 6, 28/3/2022 Static and complex logic gates and their area-delay-power performance analysis
Week 7, 4/4/2022 MIDTERM I
Week 8, 11/4/2022 Pass transistor logic with Shannon's expansion and performance analysis
Weeks 9, 18/4/2022 Dynamic logic gates, synchronization
Week 10, 25/4/2022 Dynamic logic gates performance analysis
Week 11, 2/5/2022 HOLIDAY, no class
Weeks 12, 9/5/2022 MIDTERM II
Weeks 13, 16/5/2022 Static and dynamic memory elements: D, SR, and JK flip-flops
Week 14, 23/5/2022 Synchronization and timing analysis of digital circuits having logic and memory elements
Weeks 15, 30/5/2022 Semiconductor memories and gate arrays: RAM's, ROM's, and flash memories

Course Materials

Homeworks & Solutions Quizzes & Solutions Midterms & Solutions
Homework 1 & Solutions Quiz 1 & Solutions Midterm 1 & Solutions
Homework 2 & Solutions Quiz 2 & Solutions Midterm 2 & Solutions
Personal tools
Namespaces

Variants
Actions
ECC
ECC (In Turkish)
Toolbox