EHB 322E-M
From The Emerging Circuits and Computation Group at ITU
(Difference between revisions)
(→Syllabus) |
|||
Line 2: | Line 2: | ||
== Announcements == | == Announcements == | ||
− | + | * <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Feb. 10th</span> As a simulation tool, Spice is required for homeworks. Among different Spice-based programs, '''LTspice''' is a good and free choice; you can download it by [http://www.linear.com/designtools/software/#LTspice/ '''clicking here''']. | |
− | + | ||
− | + | ||
− | + | ||
− | + | ||
− | + | ||
− | + | ||
− | + | ||
− | + | ||
− | + | ||
− | + | ||
− | + | ||
− | * <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Feb. | + | |
== Syllabus == | == Syllabus == | ||
− | <div style="font-size: 120%;"> '''EHB 322E: Digital Electronic Circuits''', CRN: | + | <div style="font-size: 120%;"> '''EHB 322E: Digital Electronic Circuits''', CRN: 20991, Mondays 12:30-15:30, Room: 5207 (EEF), Spring 2020. </div> |
{| border="1" cellspacing="0" cellpadding="5" " width="80%" | {| border="1" cellspacing="0" cellpadding="5" " width="80%" | ||
Line 47: | Line 35: | ||
* Midterm Exams: '''40%''' | * Midterm Exams: '''40%''' | ||
− | ** 2 midterms (20% each) during the lecture time that will on ''' | + | ** 2 midterms (20% each) during the lecture time that will on '''23/3/2020''' and '''27/4/2020'''. |
* Final Exam: '''40%''' | * Final Exam: '''40%''' | ||
Line 75: | Line 63: | ||
|| <div style="font-size: 120%;"> '''Topic'''</div> | || <div style="font-size: 120%;"> '''Topic'''</div> | ||
|- | |- | ||
− | | Week 1, | + | | Week 1, 10/2/2020 || Introduction |
|- | |- | ||
− | | Week 2, | + | | Week 2, 17/2/2020 || Switching theory & devices for digital circuits and inverters |
|- | |- | ||
− | | | + | | Weeks 3, 24/2/2020 || NMOS/CMOS inverters & their static and dynamic behaviors |
− | + | ||
− | + | ||
|- | |- | ||
− | | Weeks | + | | Weeks 4, 2/3/2020 || Optimization of multiple-stage inverters and buffers |
|- | |- | ||
− | | Week | + | | Week 5, 9/3/2020 || Static logic gates and their area-delay-power performance analysis |
|- | |- | ||
− | | Weeks | + | | Weeks 6, 16/3/2020 || Complex logic gates and their area-delay-power performance analysis |
− | |- | + | |- |
− | | Week 8, | + | | Week 7, 23/3/2020 || MIDTERM I |
+ | |- | ||
+ | | Week 8, 30/3/2020 || HOLIDAY, no class | ||
|- | |- | ||
− | | | + | | Weeks 9, 6/4/2020 || Pass transistor logic with Shannon's expansion and performance analysis |
|- | |- | ||
− | | | + | | Week 10, 13/4/2020 || Dynamic logic gates, synchronization, and performance analysis |
|- | |- | ||
− | | Week | + | | Week 10, 20/4/2020 || Static and dynamic memory elements: D, SR, and JK flip-flops |
|- | |- | ||
− | | | + | | Weeks 12, 27/4/2020 || MIDTERM II |
|- | |- | ||
− | | Weeks 13, | + | | Weeks 13, 4/5/2020 || Synchronization and timing analysis of digital circuits having logic and memory elements |
|- | |- | ||
− | | | + | | Week 14, 11/5/2020 || Semiconductor memories and gate arrays: RAM's, ROM's, and flash memories |
|- | |- | ||
− | | Weeks 15, | + | | Weeks 15, 18/5/2020 || Semiconductor memories and gate arrays: RAM's, ROM's, and flash memories |
|} | |} | ||
Line 111: | Line 99: | ||
! Homeworks & Solutions!! Quizzes & Solutions!! Exams | ! Homeworks & Solutions!! Quizzes & Solutions!! Exams | ||
|- | |- | ||
− | | | + | | || || |
|- | |- | ||
− | | | + | | || || |
|- | |- | ||
− | | | + | | || || |
|} | |} |
Revision as of 09:57, 10 February 2020
Contents |
Announcements
- Feb. 10th As a simulation tool, Spice is required for homeworks. Among different Spice-based programs, LTspice is a good and free choice; you can download it by clicking here.
Syllabus
EHB 322E: Digital Electronic Circuits, CRN: 20991, Mondays 12:30-15:30, Room: 5207 (EEF), Spring 2020.
Instructor
|
|
Teaching Assistant
|
Alican Çağlar
|
Grading
|
|
Reference Books
|
|
Policies
|
|
Weekly Course Plan
Date
|
Topic
|
Week 1, 10/2/2020 | Introduction |
Week 2, 17/2/2020 | Switching theory & devices for digital circuits and inverters |
Weeks 3, 24/2/2020 | NMOS/CMOS inverters & their static and dynamic behaviors |
Weeks 4, 2/3/2020 | Optimization of multiple-stage inverters and buffers |
Week 5, 9/3/2020 | Static logic gates and their area-delay-power performance analysis |
Weeks 6, 16/3/2020 | Complex logic gates and their area-delay-power performance analysis |
Week 7, 23/3/2020 | MIDTERM I |
Week 8, 30/3/2020 | HOLIDAY, no class |
Weeks 9, 6/4/2020 | Pass transistor logic with Shannon's expansion and performance analysis |
Week 10, 13/4/2020 | Dynamic logic gates, synchronization, and performance analysis |
Week 10, 20/4/2020 | Static and dynamic memory elements: D, SR, and JK flip-flops |
Weeks 12, 27/4/2020 | MIDTERM II |
Weeks 13, 4/5/2020 | Synchronization and timing analysis of digital circuits having logic and memory elements |
Week 14, 11/5/2020 | Semiconductor memories and gate arrays: RAM's, ROM's, and flash memories |
Weeks 15, 18/5/2020 | Semiconductor memories and gate arrays: RAM's, ROM's, and flash memories |
Course Materials
Homeworks & Solutions | Quizzes & Solutions | Exams |
---|---|---|