|
|
Line 160: |
Line 160: |
| </span> | | </span> |
| <br> [http://www.ecc.itu.edu.tr/images/5/5a/Morgul_Peker_Altun_Power-Delay-Area_Performance_Modeling_and_Analysis_for_Nano-Crossbar_Arrays.pptx Poster] | | <br> [http://www.ecc.itu.edu.tr/images/5/5a/Morgul_Peker_Altun_Power-Delay-Area_Performance_Modeling_and_Analysis_for_Nano-Crossbar_Arrays.pptx Poster] |
− | |}
| |
− |
| |
− | {| style="border:2px solid #abd5f5; background:#f1f5fc;"
| |
− | |
| |
− | {|
| |
− | |- valign=top
| |
− | | width="100" |'''title''':
| |
− | | width="550"|[[Media:Tunali_Altun_Defect_Tolerance_in_Diode_FET_and_Four-Terminal_Switch_based_Nano-Crossbar_Arrays.pdf | Defect Tolerance in Diode FET and Four-Terminal Switch Based Nano-Crossbar Arrays]]
| |
− | |- valign="top"
| |
− | | '''authors''':
| |
− | | Onur Tunali and [[Mustafa Altun]]
| |
− | |- valign="top"
| |
− | | '''presented at''':
| |
− | | width="550"|[http://www.nanoarch.org/ IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)], Boston, USA, 2015.
| |
− | |}
| |
− | | align=center width="70" |
| |
− | <span class="plainlinks">
| |
− | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/e/ee/Tunali_Altun_Defect_Tolerance_in_Diode_FET_and_Four-Terminal_Switch_based_Nano-Crossbar_Arrays.pdf]]</span>
| |
− | <br>
| |
− | [[Media:Tunali_Altun_Defect_Tolerance_in_Diode_FET_and_Four-Terminal_Switch_based_Nano-Crossbar_Arrays.pdf | Paper]]
| |
− | | align="center" width="70" |
| |
− | <span class="plainlinks">
| |
− |
| |
− | [[File:PPT.jpg|60px|link=http://www.ecc.itu.edu.tr/images/f/f9/Tunali_Altun_Defect_Tolerance_in_Diode_FET_and_Four-Terminal_Switch_based_Nano-Crossbar_Arrays.pptx]]
| |
− | </span>
| |
− | <br> [http://www.ecc.itu.edu.tr/images/f/f9/Tunali_Altun_Defect_Tolerance_in_Diode_FET_and_Four-Terminal_Switch_based_Nano-Crossbar_Arrays.pptx Slides]
| |
| |} | | |} |
| | | |