EHB 322E
From The Emerging Circuits and Computation Group at ITU
(Difference between revisions)
(→Syllabus) |
(→Syllabus) |
||
(6 intermediate revisions by one user not shown) | |||
Line 2: | Line 2: | ||
== Announcements == | == Announcements == | ||
− | * <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Feb. | + | * <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Feb. 28th</span> The class is given in the room 5203 (second floor), EEF. |
* <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Feb. 12st</span> As a simulation tool, Spice is required for homeworks. Among different Spice-based programs, '''LTspice''' is a good and free choice; you can download it by [http://www.linear.com/designtools/software/#LTspice/ '''clicking here''']. | * <span style="background:#4682B4; color:#FFFFFF; font-size: 100%;"> Feb. 12st</span> As a simulation tool, Spice is required for homeworks. Among different Spice-based programs, '''LTspice''' is a good and free choice; you can download it by [http://www.linear.com/designtools/software/#LTspice/ '''clicking here''']. | ||
== Syllabus == | == Syllabus == | ||
− | <div style="font-size: 120%;"> '''EHB 322E: Digital Electronic Circuits''', CRN: | + | <div style="font-size: 120%;"> '''EHB 322E: Digital Electronic Circuits''', CRN: 22206, Mondays 12:30-15:30, Room: 5203 EEF, Spring 2024. </div> |
{| border="1" cellspacing="0" cellpadding="5" " width="80%" | {| border="1" cellspacing="0" cellpadding="5" " width="80%" | ||
Line 21: | Line 21: | ||
|| | || | ||
− | + | Yiğit Can Erçetin | |
− | * Email: | + | * Email: ercetin17@itu.edu.tr |
|- | |- | ||
Line 53: | Line 53: | ||
* Exams are in '''closed-notes''' and '''closed-books''' format. | * Exams are in '''closed-notes''' and '''closed-books''' format. | ||
* To be eligible of taking the final or the resit exam, you should take both midterms and your midterm average should be at least '''25''' (out of 100). | * To be eligible of taking the final or the resit exam, you should take both midterms and your midterm average should be at least '''25''' (out of 100). | ||
+ | * The final exam will be '''same''' exam for all sections. | ||
|} | |} | ||
Latest revision as of 16:58, 28 February 2024
Contents |
[edit] Announcements
- Feb. 28th The class is given in the room 5203 (second floor), EEF.
- Feb. 12st As a simulation tool, Spice is required for homeworks. Among different Spice-based programs, LTspice is a good and free choice; you can download it by clicking here.
[edit] Syllabus
EHB 322E: Digital Electronic Circuits, CRN: 22206, Mondays 12:30-15:30, Room: 5203 EEF, Spring 2024.
Instructor
|
|
Teaching Assistant
|
Yiğit Can Erçetin
|
Grading
|
|
Reference Books
|
|
Policies
|
|
[edit] Weekly Course Plan
Date
|
Topic
|
Week 1, 12/2/2024 | Introduction |
Week 2, 19/2/2024 | Switching theory & devices for digital circuits and inverters |
Weeks 3, 26/2/2024 | NMOS/CMOS inverters & their static and dynamic behaviors |
Weeks 4, 4/3/2024 | NMOS/CMOS inverters & their static and dynamic behaviors |
Week 5, 11/3/2024 | Optimization of multiple-stage inverters and buffers |
Weeks 6, 18/3/2024 | Static and complex logic gates and their area-delay-power performance analysis |
Week 7, 25/3/2024 | MIDTERM I |
Week 8, 1/4/2024 | Pass transistor logic with Shannon's expansion and performance analysis |
Weeks 9, 8/4/2024 | HOLIDAY, no class |
Week 10, 15/4/2024 | Dynamic logic gates performance analysis |
Week 11, 22/4/2024 | Dynamic logic gates, synchronization |
Weeks 12, 29/4/2024 | MIDTERM II |
Weeks 13, 6/5/2024 | Static and dynamic memory elements: D, SR, and JK flip-flops |
Week 14, 13/5/2024 | Synchronization and timing analysis of digital circuits having logic and memory elements |
Weeks 15, 20/5/2024 | Semiconductor memories and gate arrays: RAM's, ROM's, and flash memories |
[edit] Course Materials
Shared through Ninova.