Main Page
From The Emerging Circuits and Computation Group at ITU
(Difference between revisions)
(9 intermediate revisions by one user not shown) | |||
Line 25: | Line 25: | ||
| style="padding:2px;" | <h2 id="mp-tafi-h2" style="margin:3px; background:#8FBC8F; font-size:125%; font-weight:bold; border:1px solid #3CB371; text-align:left; color:#000; padding:0.2em 0.4em;">Group news</h2> | | style="padding:2px;" | <h2 id="mp-tafi-h2" style="margin:3px; background:#8FBC8F; font-size:125%; font-weight:bold; border:1px solid #3CB371; text-align:left; color:#000; padding:0.2em 0.4em;">Group news</h2> | ||
− | * <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> Dec. 2021</span> We have received [ | + | * <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> Aug. 2023</span> We have received [https://www.ieee.org.tr/ IEEE Turkey] Research Incentive Award, given to total of 3 scientists in Turkey. |
+ | |||
+ | * <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> Apr. 2022</span> Our patent "''Perfect detection of concurrent faults in CMOS circuits by exploiting reversible and preservative gates''" is granted by the U.S. Patent and Trademark Office. | ||
+ | |||
+ | * <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> Apr. 2022</span> We will present our work "''Level 3 Based SPICE Model for Low-Voltage Pentacene Thin Film Transistors"'' in [http://smacd-conference.org/ SMACD 2022]. | ||
+ | |||
+ | * <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> Dec. 2021</span> We have received [http://parlar.org.tr/ METU Prof. Dr. Mustafa N. Parlar Foundation] Research Incentive Award, given to total of 14 scientists in Turkey; we are one of the two awardees in the field of electrical and electronics engineering. | ||
* <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> Apr. 2021</span> We will present our work "''Efficient Hardware Implementation of Convolution Layers Using Multiply-Accumulate Blocks''" in [http://www.eng.ucy.ac.cy/theocharides/isvlsi21/ IEEE-ISVLSI 2021]. | * <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> Apr. 2021</span> We will present our work "''Efficient Hardware Implementation of Convolution Layers Using Multiply-Accumulate Blocks''" in [http://www.eng.ucy.ac.cy/theocharides/isvlsi21/ IEEE-ISVLSI 2021]. | ||
Line 46: | Line 52: | ||
* <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> Jan. 2020</span> We will present our work "''A Novel Method for the Realization of Complex Logic Functions Using Switching Lattices''" in [http://iscas2020.org/ IEEE-ISCAS 2020]. | * <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> Jan. 2020</span> We will present our work "''A Novel Method for the Realization of Complex Logic Functions Using Switching Lattices''" in [http://iscas2020.org/ IEEE-ISCAS 2020]. | ||
+ | <!--* <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> July 2019</span> We hire! For current openings, click [[Media:ECC-ANN-position-2019.pdf | '''here''']] and [[Media:ECC-nano-position-2019.pdf | '''here''']].--> | ||
+ | |||
+ | <div class="toccolours mw-collapsible mw-collapsed" cellspacing="0" cellpadding="0" width=100% style="border:1px solid #3CB371; padding:1px;"> | ||
+ | :<u>'''PREVIOUS NEWS'''</u>: | ||
+ | <div class="mw-collapsible-content"> | ||
* <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> Nov. 2019</span> Four years in a row, we present our works in a premier conference on electronic design automation [http://www.date-conference.com/ DATE] with 6 published papers; good success! | * <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> Nov. 2019</span> Four years in a row, we present our works in a premier conference on electronic design automation [http://www.date-conference.com/ DATE] with 6 published papers; good success! | ||
Line 54: | Line 65: | ||
* <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> Oct. 2019</span> We will give a keynote talk "''Computing with Nano-crossbar Arrays''" in [http://www.iaria.org/conferences2019/CENICS19.html CENICS 2019]. | * <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> Oct. 2019</span> We will give a keynote talk "''Computing with Nano-crossbar Arrays''" in [http://www.iaria.org/conferences2019/CENICS19.html CENICS 2019]. | ||
− | |||
− | |||
− | |||
− | |||
− | |||
* <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> July 2019</span> We will present our work "''The Enhanced Electronic Properties of P3HT-WO3 Hybrid Thin Film Transistors''" in [http://www.advanced-nanomaterials-conference.com/ ANM 2019]. | * <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> July 2019</span> We will present our work "''The Enhanced Electronic Properties of P3HT-WO3 Hybrid Thin Film Transistors''" in [http://www.advanced-nanomaterials-conference.com/ ANM 2019]. | ||
Line 72: | Line 78: | ||
* <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> June 2018</span> We will present our work "''Integrated Synthesis Methodology for Crossbar Arrays''" in a leading conference on nanocircuits/nanoarchitectures [http://www.nanoarch.org IEEE/ACM-NANOARCH 2018]. | * <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> June 2018</span> We will present our work "''Integrated Synthesis Methodology for Crossbar Arrays''" in a leading conference on nanocircuits/nanoarchitectures [http://www.nanoarch.org IEEE/ACM-NANOARCH 2018]. | ||
− | * <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> May 2018</span> We will present two papers on ''approximate neural networks'' and ''modeling of organic transistors'' in [http:// | + | * <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> May 2018</span> We will present two papers on ''approximate neural networks'' and ''modeling of organic transistors'' in [http://smacd-conference.org/ SMACD 2018]. |
* <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> Jan. 2018</span> We showcase our EU-H2020 project in a [http://youtu.be/iwMSSvE1y8s YouTube video]. | * <span style="background:#8FBC8F; color:#FFFFFF; font-size: 100%; border:1px solid #3CB371;"> Jan. 2018</span> We showcase our EU-H2020 project in a [http://youtu.be/iwMSSvE1y8s YouTube video]. |
Latest revision as of 15:47, 30 August 2023
Welcome to the Emerging Circuits and Computation (ECC) Group | |
Our group, comprised of Mustafa Altun and his scholars & students, is in the Department of Electronics and Communication Engineering at Istanbul Technical University. In terms of research, we aim to develop new computing paradigms as well as circuit design and electronic design automation (EDA) techniques especially for future and emerging technologies. We also have a special interest in electronics reliability in both circuit and system levels. In terms of teaching, we offer courses on digital/analog circuit design as well as on computational nanoelectronics. |
|
|
|
Selected recent publications |
Group pictures |