EEF 205E
From The Emerging Circuits and Computation Group at ITU
(Difference between revisions)
(One intermediate revision by one user not shown) | |||
Line 27: | Line 27: | ||
* Midterm Exams: '''50%''' | * Midterm Exams: '''50%''' | ||
− | ** 2 midterms (25% each) during the lecture time that will on '''15/11/2024''' and ''' | + | ** 2 midterms (25% each) during the lecture time that will on '''15/11/2024''' and '''27/12/2024'''. |
* Final Exam: '''40%''' | * Final Exam: '''40%''' | ||
Line 76: | Line 76: | ||
| Weeks 7, 15/11/2024 || MIDTERM I | | Weeks 7, 15/11/2024 || MIDTERM I | ||
|- | |- | ||
− | | Week 8, 22/11/2024 || | + | | Week 8, 22/11/2024 || HOLIDAY! |
|- | |- | ||
− | | Week 9, 29/11/2024 || | + | | Week 9, 29/11/2024 || Combinational circuit design: implementing Boolean and arithmetic operations |
|- | |- | ||
− | | Weeks 10, 6/12/2024 || | + | | Weeks 10, 6/12/2024 || Area-Delay Performance analysis of combinational circuits |
|- | |- | ||
− | | Week 11, 13/12/2024 || Sequential | + | | Week 11, 13/12/2024 || Sequential circuits: latches & flip-flops |
|- | |- | ||
− | | Week 12, 20/12/2024 || | + | | Week 12, 20/12/2024 || Sequential circuit design: state graphs and tables, modules |
|- | |- | ||
− | | Weeks 13, 27/12/2024 || | + | | Weeks 13, 27/12/2024 || MIDTERM II |
|- | |- | ||
| Weeks 14, 3/1/2025 || Sequential circuit design: modules, state machines | | Weeks 14, 3/1/2025 || Sequential circuit design: modules, state machines | ||
+ | |- | ||
+ | | Weeks 15, 10/1/2025 || Sequential circuit design: modules, state machines | ||
|} | |} | ||
Latest revision as of 14:29, 9 October 2024
[edit] Syllabus
EEF 205E: Introduction to Logic Design, CRN: 10843, Fridays 8:30-11:30, Room: 6309 (EEF), Fall 2024.
Instructor
|
|
Teaching Assistant
|
İsmail Melik Türker
|
Grading
|
|
Textbook
|
|
Reference Books
|
|
Policies
|
|
[edit] Weekly Course Plan
Date
|
Topic
|
Week 1, 4/10/2024 | Introduction |
Week 2, 11/10/2024 | Digital logic fundamentals: gates, combinational circuits, Boolean expressions |
Week 3, 18/10/2024 | Digital logic fundamentals: truth tables, two-level forms (AND/OR/NAND/NOR), "don't cares" |
Weeks 4, 25/10/2024 | Logic minimization: Karnaugh maps, Quine-McCluskey method |
Weeks 5, 1/11/2024 | Logic minimization: Karnaugh maps, Quine-McCluskey method |
Week 6, 8/11/2024 | Combinational circuit design: building blocks (adders, multiplexers, decoders, etc.) |
Weeks 7, 15/11/2024 | MIDTERM I |
Week 8, 22/11/2024 | HOLIDAY! |
Week 9, 29/11/2024 | Combinational circuit design: implementing Boolean and arithmetic operations |
Weeks 10, 6/12/2024 | Area-Delay Performance analysis of combinational circuits |
Week 11, 13/12/2024 | Sequential circuits: latches & flip-flops |
Week 12, 20/12/2024 | Sequential circuit design: state graphs and tables, modules |
Weeks 13, 27/12/2024 | MIDTERM II |
Weeks 14, 3/1/2025 | Sequential circuit design: modules, state machines |
Weeks 15, 10/1/2025 | Sequential circuit design: modules, state machines |
[edit] Course Materials
Shared through Ninova.