Publications and Presentations
From The Emerging Circuits and Computation Group at ITU
(Difference between revisions)
(→Stochastic and Bit Stream Computing) |
(→Transistor Fabrication) |
||
(19 intermediate revisions by one user not shown) | |||
Line 17: | Line 17: | ||
|- valign="top" | |- valign="top" | ||
| '''appeared in''': | | '''appeared in''': | ||
− | | [http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=6245516 IEEE Transactions on Emerging Topics in Computing], | + | | [http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=6245516 IEEE Transactions on Emerging Topics in Computing], Vol. 10, Issue 1, pp. 351–360, 2022. |
|} | |} | ||
| align=center width="70" | | | align=center width="70" | | ||
Line 293: | Line 293: | ||
== Energy Efficient ANN Hardware Implementation == | == Energy Efficient ANN Hardware Implementation == | ||
+ | |||
+ | |||
+ | {| style="border:2px solid #abd5f5; background:#f1f5fc;" | ||
+ | | | ||
+ | {| | ||
+ | |- valign=top | ||
+ | | width="100" |'''title''': | ||
+ | | width="624"|[[Media:Nojehdeh_Altun_Approximate_ANN_2023.pdf | Energy Efficient Hardware Implementation of Fully-Connected Artificial Neural Networks Using Approximate Arithmetic Blocks]] | ||
+ | |- valign="top" | ||
+ | | '''authors''': | ||
+ | | Mohammadreza Nojehdeh and [[Mustafa Altun]] | ||
+ | |- valign="top" | ||
+ | | '''appeared in''': | ||
+ | | width="624" | [https://www.springer.com/journal/34 Circuits, Systems, and Signal Processing], Vol. 42, Issue 9, pp. 5428–5452, 2023 | ||
+ | |} | ||
+ | | align=center width="70" | | ||
+ | <span class="plainlinks"> | ||
+ | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/1/16/Nojehdeh_Altun_Approximate_ANN_2023.pdf]]</span> | ||
+ | <br> | ||
+ | [[Media:Nojehdeh_Altun_Approximate_ANN_2023.pdf | Paper]] | ||
+ | |} | ||
{| style="border:2px solid #abd5f5; background:#f1f5fc;" | {| style="border:2px solid #abd5f5; background:#f1f5fc;" | ||
Line 305: | Line 326: | ||
|- valign="top" | |- valign="top" | ||
| '''appeared in''': | | '''appeared in''': | ||
− | | width="624" | [http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=43 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems], | + | | width="624" | [http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=43 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems], Vol. 41, Issue 8, pp. 2714–2727, 2022 |
|} | |} | ||
| align=center width="70" | | | align=center width="70" | | ||
Line 831: | Line 852: | ||
|- valign="top" | |- valign="top" | ||
| '''authors''': | | '''authors''': | ||
− | | | + | | Burak Karadeniz, Ismail Cevik, and [[Mustafa Altun]] |
|- valign="top" | |- valign="top" | ||
| '''appeared in''': | | '''appeared in''': | ||
Line 840: | Line 861: | ||
<span class="plainlinks"> | <span class="plainlinks"> | ||
− | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/ | + | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/d/dd/Karadeniz_Cevik_Altun_STAMP_Stochastic_Number_Generator.pdf]]</span> |
<br> | <br> | ||
− | [[Media: | + | [[Media:Karadeniz_Cevik_Altun_STAMP_Stochastic_Number_Generator.pdf | Paper]] |
|} | |} | ||
Line 1,038: | Line 1,059: | ||
|- valign=top | |- valign=top | ||
| '''presented at''': | | '''presented at''': | ||
− | | width="550"| [http:// | + | | width="550"| [http://smacd-conference.org/ International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)], Prague, Czech Republic, 2018. |
|} | |} | ||
Line 1,119: | Line 1,140: | ||
=== Transistor Fabrication === | === Transistor Fabrication === | ||
+ | |||
+ | {| style="border:2px solid #abd5f5; background:#f1f5fc; " | ||
+ | |||
+ | | | ||
+ | {| | ||
+ | |- valign=top | ||
+ | | width="100" |'''title''': | ||
+ | | width="624"|[[Media:Yedikardes_Altun_Zayim_Investigation_of_P3HT.pdf| Investigation of P3HT:WO3 Hybrid Electrochromic Thin Films Prepared by Solution Blending Doping]] | ||
+ | |- valign="top" | ||
+ | | '''authors''': | ||
+ | | Beyza Yedikardes, [[Mustafa Altun]], and Esra Zayim | ||
+ | |- valign="top" | ||
+ | | '''appeared in''': | ||
+ | | [https://www.sciencedirect.com/journal/synthetic-metals Synthetic Metals], Vol. 297, Article 117407, 2023. | ||
+ | |} | ||
+ | | align=center width="70" | | ||
+ | <span class="plainlinks"> | ||
+ | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/b/b2/Yedikardes_Altun_Zayim_Investigation_of_P3HT.pdf]]</span> | ||
+ | <br> | ||
+ | [[Media:Yedikardes_Altun_Zayim_Investigation_of_P3HT.pdf | Paper]] | ||
+ | |||
+ | |} | ||
{| style="border:2px solid #abd5f5; background:#f1f5fc; " | {| style="border:2px solid #abd5f5; background:#f1f5fc; " | ||
Line 1,175: | Line 1,218: | ||
=== Organic Transistor Modeling === | === Organic Transistor Modeling === | ||
+ | |||
+ | {| style="border:2px solid #abd5f5; background:#f1f5fc; " | ||
+ | |||
+ | | | ||
+ | {| | ||
+ | |- valign=top | ||
+ | | width="100" |'''title''': | ||
+ | | width="624"|[[Media:Akkan_Altun_Sedef_Behavioral_OTFT_Modeling.pdf| Behavioral Modeling for Low-Voltage Pentacene-Based OTFTs and Their Implementations for Organic Logic Circuits | ||
+ | ]] | ||
+ | |- valign="top" | ||
+ | | '''authors''': | ||
+ | | Nihat Akkan, [[Mustafa Altun]], and Herman Sedef | ||
+ | |- valign="top" | ||
+ | | '''appeared in''': | ||
+ | | [https://www.sciencedirect.com/journal/engineering-science-and-technology-an-international-journal Engineering Science and Technology, an International Journal], Vol. 37, Article 101317, 2023. | ||
+ | |} | ||
+ | | align=center width="70" | | ||
+ | <span class="plainlinks"> | ||
+ | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/3/35/Akkan_Altun_Sedef_Behavioral_OTFT_Modeling.pdf]]</span> | ||
+ | <br> | ||
+ | [[Media:Akkan_Altun_Sedef_Behavioral_OTFT_Modeling.pdf | Paper]] | ||
+ | |||
+ | |} | ||
+ | |||
+ | {| style="border:2px solid #abd5f5; background:#f1f5fc;" | ||
+ | |||
+ | | | ||
+ | {| | ||
+ | |- valign=top | ||
+ | | width="100" |'''title''': | ||
+ | | width="550"|[[Media:Akkan_Sedef_Altun_TFT_Level_3_Spice_Model.pdf | The Level 3 Based SPICE Model for Low-Voltage Pentacene Thin Film Transistors]] | ||
+ | |- valign="top" | ||
+ | | '''authors''': | ||
+ | | Nihat Akkan, [[Mustafa Altun]], and Herman Sedef | ||
+ | |- valign=top | ||
+ | | '''presented at''': | ||
+ | | width="550"| [http://smacd-conference.org/ International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)], Sardinia, Italy, 2022. | ||
+ | |} | ||
+ | |||
+ | | align=center width="70" | | ||
+ | <span class="plainlinks"> | ||
+ | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/c/c1/Akkan_Sedef_Altun_TFT_Level_3_Spice_Model.pdf]]</span> | ||
+ | <br> | ||
+ | [[Media:Akkan_Sedef_Altun_TFT_Level_3_Spice_Model.pdf | Paper]] | ||
+ | | align="center" width="70" | | ||
+ | <span class="plainlinks"> | ||
+ | |||
+ | [[File:PPT.jpg|60px|link=https://www.ecc.itu.edu.tr/images/6/6e/Akkan_Sedef_Altun_TFT_Level_3_Spice_Model.pptx]] | ||
+ | </span> | ||
+ | <br> [https://www.ecc.itu.edu.tr/images/6/6e/Akkan_Sedef_Altun_TFT_Level_3_Spice_Model.pptx Slides] | ||
+ | |} | ||
{| style="border:2px solid #abd5f5; background:#f1f5fc; " | {| style="border:2px solid #abd5f5; background:#f1f5fc; " | ||
Line 1,211: | Line 1,305: | ||
|- valign=top | |- valign=top | ||
| '''presented at''': | | '''presented at''': | ||
− | | width="550"| [http:// | + | | width="550"| [http://smacd-conference.org/ International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)], Prague, Czech Republic, 2018. |
|} | |} | ||
Latest revision as of 15:25, 30 August 2023
Listed below are the papers, first authored by our group members as an indication that the related research is mainly conducted in our group, and the presentations. Research topics are ordered from newest to oldest as well as by considering their importance. Under each topic, papers are ordered from newest to oldest. All materials are subject to copyrights.
[edit] Computing with Switching Lattices
[edit] Technology Development
|
|
|
|
|
[edit] Logic Synthesis and Fault/Variation Tolerance
|
|
|
|
|
|
|
|
|
|
|
|
|
[edit] Energy Efficient ANN Hardware Implementation
|
|
|
|
|
|
|
|
[edit] Computing with Nano-Crossbar Arrays
[edit] Comprehensive Performance Optimization
|
|
|
|
|
|
|
|
|
|
|
|
|
|
[edit] Logic Synthesis and Fault/Variation Tolerance
|
|
|
|
|
|
|
|
|
|
|
[edit] National Publications in Turkish
|
|
|
[edit] Stochastic and Bit Stream Computing
|
|
|
|
|
|
|
[edit] National Publications in Turkish
|
|
|
[edit] Approximate Computing
|
|
|
|
|
|
|
|
[edit] National Publications in Turkish
|
|
|
[edit] Large-Area Electronics
[edit] Transistor Fabrication
|
|
|
|
[edit] Organic Transistor Modeling
|
|
|
|
|
|
[edit] Reversible Computing
[edit] CMOS Fault Tolerance
|
|
|
|
|
[edit] Logic Synthesis
|
|
|
[edit] National Publications in Turkish
|
|
|
[edit] Reliability of Electronic Products
|
|
|
|
|
|
|
|
|
|
[edit] National Publications in Turkish
|
|
|
[edit] Analog Circuit Design
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
[edit] National Publications in Turkish
|
|
[edit] Discrete Mathematics
|
|