Publications and Presentations
From The Emerging Circuits and Computation Group at ITU
(Difference between revisions)
(→Energy Efficient ANN Hardware Implementation) |
(→Energy Efficient ANN Hardware Implementation) |
||
Line 293: | Line 293: | ||
== Energy Efficient ANN Hardware Implementation == | == Energy Efficient ANN Hardware Implementation == | ||
+ | |||
+ | {| style="border:2px solid #abd5f5; background:#f1f5fc;" | ||
+ | | | ||
+ | {| | ||
+ | |- valign=top | ||
+ | | width="100" |'''title''': | ||
+ | | width="550"|[[Media:Nojehdeh_Parvin_Altun_ANN_Implementation_with_MAC.pdf | Efficient Hardware Implementation of Convolution Layers Using Multiply-Accumulate Blocks]] | ||
+ | |- valign="top" | ||
+ | | '''authors''': | ||
+ | | Mohammadreza Nojehdeh, Sajjad Parvin, and [[Mustafa Altun]] | ||
+ | |- valign=top | ||
+ | | '''presented at''': | ||
+ | | [http://www.eng.ucy.ac.cy/theocharides/isvlsi21/ IEEE Computer Society Annual Symposium on VLSI (ISVLSI)], Tampa, USA, 2021. | ||
+ | |} | ||
+ | |||
+ | | align=center width="70" | | ||
+ | <span class="plainlinks"> | ||
+ | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/9/95/Nojehdeh_Parvin_Altun_ANN_Implementation_with_MAC.pdf]]</span> | ||
+ | <br> | ||
+ | [[Media:Nojehdeh_Parvin_Altun_ANN_Implementation_with_MAC.pdf | Paper]] | ||
+ | | align="center" width="70" | | ||
+ | <span class="plainlinks"> | ||
+ | |||
+ | [[File:PPT.jpg|60px|link=]] | ||
+ | </span> | ||
+ | <br> Slides | ||
+ | |} | ||
{| style="border:2px solid #abd5f5; background:#f1f5fc;" | {| style="border:2px solid #abd5f5; background:#f1f5fc;" |
Revision as of 16:14, 13 June 2021
Listed below are the papers, first authored by our group members as an indication that the related research is mainly conducted in our group, and the presentations. Research topics are ordered from newest to oldest as well as by considering their importance. Under each topic, papers are ordered from newest to oldest. All materials are subject to copyrights.
Computing with Switching Lattices
Technology Development
|
|
|
|
|
Logic Synthesis and Fault/Variation Tolerance
|
|
|
|
|
|
|
|
|
|
|
|
|
Energy Efficient ANN Hardware Implementation
|
|
|
|
|
|
Computing with Nano-Crossbar Arrays
Comprehensive Performance Optimization
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Logic Synthesis and Fault/Variation Tolerance
|
|
|
|
|
|
|
|
|
|
|
National Publications in Turkish
|
|
|
Stochastic and Bit Stream Computing
|
|
|
|
|
National Publications in Turkish
|
|
|
Approximate Computing
|
|
|
|
|
|
|
|
National Publications in Turkish
|
|
|
Large-Area Electronics
Transistor Fabrication
|
|
|
Organic Transistor Modeling
|
|
|
Reversible Computing
CMOS Fault Tolerance
|
|
|
|
|
Logic Synthesis
|
|
|
National Publications in Turkish
|
|
|
Reliability of Electronic Products
|
|
|
|
|
|
|
|
|
|
National Publications in Turkish
|
|
|
Analog Circuit Design
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
National Publications in Turkish
|
|
Discrete Mathematics
|
|