Publications and Presentations
From The Emerging Circuits and Computation Group at ITU
(Difference between revisions)
(→Logic Synthesis and Fault/Variation Tolerance) |
(→Comprehensive Performance Optimization) |
||
Line 323: | Line 323: | ||
=== Comprehensive Performance Optimization=== | === Comprehensive Performance Optimization=== | ||
+ | |||
+ | {| style="border:2px solid #abd5f5; background:#f1f5fc;" | ||
+ | |||
+ | | | ||
+ | {| | ||
+ | |- valign=top | ||
+ | | width="100" |'''title''': | ||
+ | | width="550"|[[Media:Morgul_EtAl_Circuit_Design_Steps_for_Nano_Crossbar_Arrays.pdf | Circuit Design Steps for Nano-Crossbar Arrays: Area-Delay-Power Optimization with Fault Tolerance]] | ||
+ | |- valign="top" | ||
+ | | '''authors''': | ||
+ | | width="550"| Ceylan Morgul, Luca Frontini, Onur Tunali, Lorena Anghel, Valentina Ciriani, Ioana Vatajelu, Csaba Moritz, Mircea Stan, Dan Alexandrescu, and [[Mustafa Altun]] | ||
+ | |- valign=top | ||
+ | | '''appeared in''': | ||
+ | | width="624" | [http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=7729 IEEE Transactions on Nanotechnology], early access, 2020. | ||
+ | |} | ||
+ | | align=center width="70" | | ||
+ | <span class="plainlinks"> | ||
+ | [[File:PDF.png|65px|link=http://www.ecc.itu.edu.tr/images/d/db/Morgul_EtAl_Circuit_Design_Steps_for_Nano_Crossbar_Arrays.pdf]]</span> | ||
+ | <br> | ||
+ | [[Media:Morgul_EtAl_Circuit_Design_Steps_for_Nano_Crossbar_Arrays.pdf | Paper]] | ||
+ | |||
+ | |} | ||
{| style="border:2px solid #abd5f5; background:#f1f5fc;" | {| style="border:2px solid #abd5f5; background:#f1f5fc;" |
Revision as of 11:07, 3 December 2020
Listed below are the papers, first authored by our group members as an indication that the related research is mainly conducted in our group, and the presentations. Research topics are ordered from newest to oldest as well as by considering their importance. Under each topic, papers are ordered from newest to oldest. All materials are subject to copyrights.
Computing with Switching Lattices
Technology Development
|
|
|
|
|
Logic Synthesis and Fault/Variation Tolerance
|
|
|
|
|
|
|
|
|
|
|
|
|
Energy Efficient ANN Hardware Implementation
|
|
Computing with Nano-Crossbar Arrays
Comprehensive Performance Optimization
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Logic Synthesis and Fault/Variation Tolerance
|
|
|
|
|
|
|
|
|
|
|
National Publications in Turkish
|
|
|
Stochastic and Bit Stream Computing
|
|
|
|
|
National Publications in Turkish
|
|
|
Approximate Computing
|
|
|
|
|
|
|
|
National Publications in Turkish
|
|
|
Large-Area Electronics
Transistor Fabrication
|
|
Organic Transistor Modeling
|
|
|
Reversible Computing
CMOS Fault Tolerance
|
|
|
|
|
Logic Synthesis
|
|
|
National Publications in Turkish
|
|
|
Reliability of Electronic Products
|
|
|
|
|
|
|
|
|
|
National Publications in Turkish
|
|
|
Analog Circuit Design
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
National Publications in Turkish
|
|
Discrete Mathematics
|
|