EHB 322E-M
From The Emerging Circuits and Computation Group at ITU
(Difference between revisions)
(→Announcements) |
(→Syllabus) |
||
Line 53: | Line 53: | ||
| <div style="font-size: 120%;"> '''Reference Books'''</div> | | <div style="font-size: 120%;"> '''Reference Books'''</div> | ||
|| | || | ||
+ | * Weste, N., & Harris, D. (20XX). Integrated Circuit Design: International Version: A Circuits and Systems Perspective. Pearson Education,. | ||
* Rabaey, J. M., Chandrakasan, A. P., & Nikolic, B. (20XX). Digital integrated circuits. Englewood Cliffs: Prentice hall. | * Rabaey, J. M., Chandrakasan, A. P., & Nikolic, B. (20XX). Digital integrated circuits. Englewood Cliffs: Prentice hall. | ||
* Uyemura, J. P. (20XX). CMOS logic circuit design. Springer. | * Uyemura, J. P. (20XX). CMOS logic circuit design. Springer. |
Revision as of 17:15, 22 May 2019
Contents |
Announcements
- May 22nd To see your grades click here.
- May 6th The third homework has been posted that is due 13/05/2019 (before the lecture).
- Apr. 29th The second midterm will be held on Monday Apr. 29th, between 15:30-17:30 in classrooms 5207 and 5302 in EEF.
- Apr. 11th The second homework has been posted that is due 22/04/2019 (before the lecture).
- Mar. 18th The first midterm will be held on Monday Mar. 18th, between 15:30-17:30 in classrooms 5207 and 2102 in EEF.
- Feb. 18th The first homework has been posted that is due 04/03/2019 (before the lecture).
- Feb. 1st As a simulation tool, Spice is required for homeworks. Among different Spice-based programs, LTspice is a good and free choice; you can download it by clicking here.
Syllabus
EHB 322E: Digital Electronic Circuits, CRN: 20973, Mondays 13:30-16:30, Room: 5207 (EEF), Spring 2019.
Instructor
|
|
Teaching Assistant
|
Alican Çağlar
|
Grading
|
|
Reference Books
|
|
Policies
|
|
Weekly Course Plan
Date
|
Topic
|
Week 1, 4/2/2019 | No class |
Week 2, 11/2/2019 | Introduction |
Week 3, 18/2/2019 | Switching theory & devices for digital circuits and inverters |
Weeks 4, 25/2/2019 | NMOS/CMOS inverters & their static and dynamic behaviors |
Weeks 5, 4/3/2019 | Optimization of multiple-stage inverters and buffers |
Week 6, 11/3/2019 | Static logic gates and area-delay-power performance analysis |
Weeks 7, 18/3/2019 | MIDTERM I |
Week 8, 25/3/2019 | HOLIDAY, no class |
Week 9, 1/4/2019 | Complex logic gates and their delays |
Weeks 10, 8/4/2019 | Pass transistor logic with Shannon's expansion and performance analysis |
Week 11, 15/4/2019 | Dynamic logic gates, synchronization, and performance analysis |
Week 12, 22/4/2019 | Static and dynamic memory elements: D, SR, and JK flip-flops |
Weeks 13, 29/4/2019 | MIDTERM II |
Weeks 14, 6/5/2019 | Synchronization and timing analysis of digital circuits having logic and memory elements |
Weeks 15, 13/5/2019 | Semiconductor memories and gate arrays: RAM's, ROM's, and flash memories |
Course Materials
Homeworks & Solutions | Quizzes & Solutions | Exams |
---|---|---|
Homework 1 & Solutions | Quiz 1 & Solutions | Midterm 1 |
Homework 2 & Solutions | Quiz 2 & Solutions | Midterm 2 |
Homework 3 & Solutions |